A TLS-Based Output Response Analyzer for BIST

نویسندگان

  • Jiann-Chyi Rau
  • K. H. Li
چکیده

Built-In Self-Testing (BIST) of very large scale integrated circuits (VLSI) mainly consists of two components – test pattern generator (TPG) and output response analyze (ORA). Hence, under BIST, each of the inserted bypass storage cell (bscs) needs two flip-flops. This paper presents a novel architecture for ORA. The advantages of such architecture are that most bscs need one instead of two flip-flops, leading to the less hardware overhead shown in the experimental results. Key-Words: VLSI, testing, BIST, TPG, ORA, bscs

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Phase Delay in MAC-based Analog Functional Testing in Mixed-Signal Systems

A Built-In Self-Test (BIST) approach has been proposed for functionality measurements of analog circuitry in mixed-signal systems. The BIST circuitry consists of a direct digital synthesizer (DDS) based test pattern generator (TPG) and multiplier/accumulator (MAC) based output response analyzer (ORA). In this paper we investigate and discuss the effects of phase delay on analog functionality me...

متن کامل

Efficient Built-In Self-Test Techniques for Sequential Fault Testing of Iterative Logic Arrays

In today’s nanometer technology era, more sophicated defect mechanisms might exist in the manufactured integrated circuits which are not covered by traditional fault models. In order to ascertain the quality of shipped chips, more realistic fault models should be addressed. In this paper, we propose built-in self-test (BIST) techniques for iterative logic arrays (ILAs) based on realistic sequen...

متن کامل

A Built-In Self-Test (BIST) system with non-intrusive TPG and ORA for FPGA test and diagnosis

0026-2714/$ see front matter 2012 Elsevier Ltd. A http://dx.doi.org/10.1016/j.microrel.2012.09.013 Abbreviations: BIST, Built-In Self-Test; CLB, configu under test; D-FF, D flip-flop; EDA, electronic desig programmable gate array; IOB, input/output block; I integrated software environment; JTAG, joint test acti MVP, module verification platform; ORA, output respo component interface express; PI...

متن کامل

A Low-Cost BIST Based on Histogram Testing for Analog to Digital Converters

In this letter a histogram-based BIST (Built-In Self-Test) approach for deriving the main characteristic parameters of an ADC (Analog to Digital Converter) such as offset, gain and non-linearities is proposed. The BIST uses a ramp signal as an input signal and two counters as a response analyzer to calculate the derived static parameters. Experimental results show that the proposed method reduc...

متن کامل

Evaluating the Digital Fault Coverage for a Mixed-Signal Built-In Self-Test by

This thesis focuses on a digital Built-in Self-Test (BIST) approach to perform specification oriented testing of the analog portion of a mixed-signal system. The BIST utilizes a direct digital synthesizer (DDS) based test pattern generator (TPG) and a multiplieraccumulator (MAC) based output response analyzer (ORA) to stimulate and analyze the analog devices under test, respectively. This appro...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002